相關新聞
芯片框圖
基本規格
Processor Core? Quad-Core Cortex?-A7@1.5GHz ? Neon acceleration, integrated FPUVideo Encoding/ Decoding Performance? H.264 BP/MP/HP,H.265 Main Profile encoding
? I/P Frame,Smart P frame reference ? MJPEG/JPEG baseline encoding ? Real-time multi-stream H.264/H.265 encoding capability:-3840x2160@30fps+VGA@30fps+ 3840x2160@1fps snapshot ? Maximum JPEG snapshot performance of 3840x2160@30fps ? Maximum H265/H264/MJEPG decoding performance of 3840x2160@30fps ? CBR,VBR modes ? Encoding of eight ROIs ? Support Frame Buffer Uncompression Intelligent Video Analysis? Integrated AIE, supporting various intelligent analysis applications such as motion detection,perimeter defense,video diagnosis and face detection
Audio Interface? Integrated audio CODEC supporting 20-bit audio inputs and outputs
? I2S interface for connecting to an external audio CODEC ? Dual-channel differential MIC inputs for reducing background noises Security Engine? AES, DES, and 3DES encryption and decryption algorithms implemented by using hardware
? RSA1024/2048/4096 signature verification algorithm implemented by using hardware ? Hash-SHA1/256 and HMAC_SHA1/256 tamper proofing algorithms implemented by using hardware ? Integrated 1.5Kbit Efuse storage space |
Video Interface Input? Two sensor input,Main input support 4xLane MIPI/12xLane Sub-LVDS/4xLane HiSPi interface,second input support 4xLane MIPI/8xLane Sub-LVDS/4xLane HiSPi interface
? Compatibility with mainstream HD CMOS sensors provided by Sony, Aptina, OmniVision,and Panasonic ? Support BT.601, BT.656, or BT.1120 interface Output? One PAL/NTSC output for automatic load detection
? One BT.1120/BT.656 output interface ? One MIPI DSI output,Maximum support 1080P60fps ? One RGB/LVDS output Audio Encoding/ Decoding? Voice encoding/decoding complying with multiple protocols by using software
? Compliance with the G.711, G.726 and ADPCM protocols ? Audio 3A functions (AEC, ANR, and ALC) Peripheral Interfaces? POR,External reset input
? Internal RTC,Integrated 4-channel ADC ? Six UART interfaces,Eight PWM interfaces ? One USB2.0 OTG,One USB2.0 Host ? RGMII/RMII in 10/100 Mbit/s full-/half-duplex mode and1000Mbit/s full-duplex mode ISP? 2-channel independent ISP processing,ISP1 Maximum support 4224x3168@30fps,ISP2 Maximum support 3264x2560@30fps
? Adjustable 3A functions (AE, AWB, and AF) ? Highlight compensation, backlight compensation,gamma correction, and color enhancement ? Defect pixel correction, 2D/3D denoising ? Support Sensor Build-In WDR、2F - Frame base/Line base WDR、Local Tone mapping ? Support 4-channel 1/64~1x scale output,include 2-channel support Frame Buffer compression ? OSD overlaying of eight regions before encoding ? Picture mirroring and flipping ? ISP tuning tools for the PC |
Video and Graphics Processing? Lens distortion correction and fisheye correction
? Binocular stitching(360° panorama,180° wide angle) ? Picture rotation by 90°or 270° Graphics Display? 2-Channel Video layer,Maximum support 4K@30fps
? 2-Channel UI layer,Maximum support 1080P@30fps ? 2-Channel Video layer overlying 2-Channel UI layer ? Support Screen color enhance External Memory Interfaces? DDR3/DDR3L/LPDDR3/ DDR2/LPDDR2 interface
- 32bit LPDDR3 with the maximum frequency of 667 MHz - 32bit DDR3/DDR3L with the maximum frequency of 800 MHz ? SPI NOR flash interface,Maximum capacity of 32 MB - 1-/2-/4-wire mode - 3-byte or 4-byte address mode ? SPI NAND flash interface, maximum capacity of 512 MB ? eMMC 5.0 interface, maximum capacity of 2 TB ? NAND flash interface,Components with 8 GB or larger capacity - 8-bit data width - 4-/8-/24-/40-/64-/80-bit ECC ? Booting from the SPI NOR flash, SPI NAND flash, or NAND flash Physical Specifications? Power consumption
- TBD - Multi-level power saving mode ? Operating voltages - 0.9 V core voltage - 3.3 V I/O voltage and 3.6 V margin voltage - 1.5 V, or 1.2V DDR3/3L/LPDDR3 SDRAM interface voltage ? Package - RoHS,TFBGA - Body size of 17mm x 17mm,Lead pitch of 0.65mm SDK? Linux-4.4-based SDK
|
方案亮點
![]()
四核ARM Cortex-A7 架構
|
![]()
內置智能加速引擎
|
![]()
4K@30fps H.264/H.265編解碼
|
![]()
集成雙路獨立ISP
|
相關新聞
法律聲明
歡迎登陸全志官網!
? 珠海全志科技股份有限公司("全志")在此特別提醒訪問本網站的用戶或瀏覽者認真閱讀、充分理解下列條款。您的登陸和使用行為視為您接受下列條款并受其約束,包括全志后續對其修改。如您不同意,請停止使用。
? 更多詳細信息,請點擊此處進行瀏覽,謝謝。
以上規則的解釋權歸全志所有,并保留隨時對本網站上的內容和規則進行更新和補充的權利,請你隨時訪問以便獲取最新消息。
★ ?2021 珠海全志科技股份有限公司 |
粵ICP備16116213號-6
粵公網安備 44049102496526號
★